circomlib/circuit/eddsa.circom

23 lines
259 B
Plaintext
Raw Normal View History

2018-11-11 21:52:07 +03:00
templete Verfier() {
signal input hMsg[256];
signal input Ax;
signal input Ay;
signal input Rx;
signal input Ry;
signal input s[256];
componet exps = Exp();
component exph = Exp();
component adder = BabyAdd();
}