circomlib/circuit/eddsa.circom
2018-11-11 19:52:07 +01:00

23 lines
259 B
Plaintext

templete Verfier() {
signal input hMsg[256];
signal input Ax;
signal input Ay;
signal input Rx;
signal input Ry;
signal input s[256];
componet exps = Exp();
component exph = Exp();
component adder = BabyAdd();
}